

Sigma Intelligence

Lecture 2001

To our lovely Freshmen...

◆ *Index* ◆

1. Fundamentals of Computer	5
1.1. Computer?	
1.2. CPU ?	
1.3. I/O Device	
1.4. Operating System	
1.5. Memory management	
1.6. Operation	
2. CPU	17
2.1. About Digital	
2.2.	
2.3. Gates	
3. Basics of Circuit	21
3.1. CHIP	
3.2. Resistor	
3.3. Capacitor	
3.4.	
3.5.	
3.6.	
4. Micro Processor and Controller	25
4.1. Micro Computer	
4.2. Micro Processor	
4.3. Other Parts - Memory, Timer, I/O Port	
4.4. Micro Controller	
4.5. Address and Data	
4.6. Memory Decode and I/O Decode	
4.7. Operation of Micro Controller	


5. 80C196KC	33
5.1.	
5.2. 80C196KC	
5.3.	
5.4.	
5.5.	
5.6.	
5.7.	
5.8.	
5.9. AD	
5.10.	
6. C Programming	43
6.1. Program ..	
6.2. Compiler and Linker	
6.3. C coding	
6.4. Examples	
7. Applications	59
7.1 Line Tracer	
7.2 Obstacle Racer	
7.3 Control Car	
7.4 etc.	
Appendix	61
A. (,)	
B. (, PLCC)	

◆ *Introduction* ◆



1. Fundamentals of Computer

1.1. Computer




1.2. CPU ?

1.2.1. CPU

CPU Central Processing Unit

Micro Processor



1) CISC (complex instruction set computer)

CISC



Sigma Intelligence 2001

	8085	8086	8088	80286	80386	80486		
	1976	1978	1979	1982	1985	1989	1992	1995
(MHz)	8	10	8	16	33	50	66	150
	6500	29000	29000	130000	275000	120	310	550
	64K	1M	1M	16M	4G	4G	4G	64G
	8	16	16	16	32	32	32	32
	8	16	8	16	32	32	64	64
	16	20	20	24	32	32	32	36
(bit)	8	8,16	8,16	8,16	8,16,32	8,16,32	8,16,32	8,16,32

가

8086 16bit

가 16bit

$$2^{16} =$$

64KB

address . Base address offset
 address . base address * 16 + offset address 가 가

base address = 0x1234 , offset address = 0x5678
0x12345 + 0x5678 = 0x179bd 가 $2^{20} =$
1MB 20

CPU 가

가

1.2.2. CPU

- arithmetic and logic unit, ALU
- control unit
 - program counter, PC
 - status register
 - memory address register, MAR
 - memory data register, MDR
 - instruction register, IP
 - general-purpose registers

CPU

read clear

* Stack & Queue

Stack LIFO (last-in, first-out) , Queue FIFO (first-in, first-out) .
 LIFO 가 가 , 가
 LIFO가 ,
 stack ,
 return address .
 FIFO queue , 가
 (가) 가 .

1.3. I/O Device

1.3.1.


CPU		
	10-30 nsec	
	50-100 nsec	
	70-500 nsec	
	10-50 msec	600-6000 KB/sec
	95 msec	100-200 KB/sec
CD-ROM	100-600 msec	150-1000KB/sec
	0.5 sec	5-20 KB/sec (cartridge)

가 ? 가 ,
 가 . 10
 ? process OS
 process scheduling ?

1.4. Operating Systems


1.4.1. operating system ?

interface
 convenience efficiency



1.4.2.

Processes, CPU scheduling, Process synchronization
 Memory management, Virtual memory
 File system, I/O system, Secondary-storage system



1.4.3. Processes

1) Process

Process

Process Program code, Data, Execution stack, CPU Registers, Program counter (PC), Stack pointer (SP)


2) Process State

Process

- new: The process is being created.

- running: Instructions are being executed.

- waiting: The process is waiting for some event (e.g., I/O completion) to occur.



- ready: The process is waiting to be assigned to a processor.
- terminated: The process has finished execution.

1.4.4. CPU Scheduling

1) Basic Concepts in Scheduling

- Non preemptible: process
- Preemptible: process

2) CPU Scheduling

Multiprogramming : CPU (utilization, throughput)
 process CPU . CPU Scheduling
 process CPU

◆ CPU scheduling algorithm

- CPU utilization throughput 가 ?
- Process Turnaround time, Waiting time, Response time 가 ?

3) Examples of CPU scheduling Algorithms

.. First-come First-served (FCFS)

ready queue
 Non preemptive process가 process가
 process process 가



◆ Shortest Job (Request) First (SJF)

CPU 가 Process
 preemptive non preemptive 가 가 ..
 Optimizes average waiting time 가

- Problems : CPU starvation
- Starvation: CPU process

- < example >

Process	Arrival Time	Burst
P1	0.0	7
P2	2.0	4
P3	7.0	3
P4	12.0	2



a) Non-Preemptive SJF

b) Preemptive SJF

◆ Round Robin (RR)

process FIFO

(CPU time slice, quantum)

process

Preemptive

- Problems : switching overhead가


1.5. Memory management

가

가

가

가



1.5.1. Virtual Memory Concept

memory 가 CPU memory user


Memory is a logically unbounded *virtual (logical) address space* of 2^n bytes.

Only portions of virtual address space are in physical memory at any one time.

1.5.2. Paging


process virtual address space page

memory 가



virtual address (p, o) .

p — page number (p_{max} pages)
 o — page offset (o_{max} bytes/pages)
 Virtual address = $o_{max} \times p + o$




memory frame

size of page = size of frame

memory address (f, o) .

f — frame number (f_{max} frames)
 o — frame offset (o_{max} bytes/frames)
 Physical address = $o_{max} \times f + o$




Page

frames


virtual address Page memory frame
 page frame

a) Paging: Virtual address translation




b) Paging: Page Table Structure

process Page Table
 Page Table page frame
 가



c) Paging: Translation Lookaside Buffer

Page Table frame memory access 가
 가 Translation lookaside buffer page
 memory access address



d) Page Faults

Page disk memory page
 fault

1.5.3. Page replacement Algorithms

a) 가 Algorithm page 가

algorithm

b) FIFO Algorithm

가 queue

Belady's Anomaly

More frames ≠ Better performance for the FIFO algorithm

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Requests		a	b	c	d	a	b	e	a	b	c	d	e

Page Frames	0	a	a	a	d	d	d	e	e	e	e	e	e
	1	b	b	b	b	a	a	a	a	a	c	c	c
	2	c	c	c	c	c	b	b	b	b	b	d	d
Faults						•	•	•	•		•	•	

Page Frames	0	a											
	1	b											
	2	c											
	3	-											
Faults													

c) LRU (Least Recently Used) Algorithm

가

Maintain a stack of recently used pages according to the recency of their uses.


Top: Most recently used (MRU) page.

Bottom: Least recently used (LRU) page.

Always replace the bottom (LRU) page.

d) LRU Approximation - Second-Chance Algorithm

clock algorithm, UNIX, Memory, page list, page reference (also called used or clock) bit 1, set, page fault가, clock, reference bit = 0, page, clock, page reference bit = 0, ? page



```

func Clock_Replacement
begin
  while (victim page not found) do
    if (used bit for current page = 0) then
      replace current page
    else
      reset used bit
    end if
    advance clock pointer
  end while
end Clock_Replacement
    
```


Digital ? symbol (digits)
 data digital information . 10 digit(0,1,2,3,4,5,6,7,8,9)
 (number system)가 가
 Analog data Digital data . data
 digit 가 analog
 , 3 10 digit(ex. 10) 1.99 2.00
 , $A=(1.99 + 2.00)/2$ data
 가 analog digital
 가 (, alphabet,... etc.) digit data

2.1.2. Why Digital? – Digital

Digital system **error correction** . Digital system
 output input data (error or variation)
 output data , Analog system input
 data error가 output , circuit data
 가 error가 output
 가 .
 Digital system 가 가 . 가
 . analog
 system 가 system 가
 , 가 ms(milli sec), ns(nano sec)
 system clock logic 가 digital system
 . 가 digit
 system , analog
 Digital system . Digital system 가
 binary system hardware system ,
 가 digit
 (voltage difference, magnetic polarization or the flow or
 lack of electrical current) encode , 1 0 symbol
 " ", " " , "on", "off" logical operation
 , **digital system**
 Digital
 , analog system . Analog

system Digital system , system
 . Real world analog system , digital system logical world ,
 real world analog data logical world digital system , digital
 system real world 가 analog data
 가
 analog system ,
 digital system , analog system
 data interfacing circuits


2.2.

circuit Digital (0 1) ? Digital
 Voltage 5V가 1 , 0V가 0 .

2.2.1. Gates & Truth Tables


• **AND gate:** 가 TRUE(1) 가 TRUE(1)

C	D	C AND D
0	0	0
0	1	0
1	0	0
1	1	1



• **OR gate:** TRUE(1) TRUE(1)

C	D	C OR D
0	0	0
0	1	1
1	0	1
1	1	1




• **NOT** gate:

(TRUE(1) -> FALSE(0), FALSE(0)

-> TRUE(1))


C	NOT C
0	1
1	0



• **NAND** gate: AND

NOT


C	D	C NAND D
0	0	1
0	1	1
1	0	1
1	1	0



• **NOR** gate: OR

NOT

C	D	C NOR D
0	0	1
0	1	0
1	0	0
1	1	0




• **XOR** gate:

가

가 TRUE(1)

, Exclusive OR

C	D	C XOR D
0	0	0
0	1	1
1	0	1
1	1	0



2.2.2. Application


) '*' Truth Table '*' ?

C	D	C * D
0	0	1
0	1	0
1	0	1
1	1	1

3. Basics of Circuit

3.1. CHIP

CHIP



- CHIP

, 가 (1 . 1

◆ ◆

가 CHIP 가 가

- TTL CHIP GND Vcc 가
 .(n: GND, N: Vcc) Vcc GND

3.2. Resistor



A B C D

- (resistor) (
- A B C (10
), D()


0	1	2	3	4	5	6	7	8	9

-)
 $10 * 10^2 = 1000 = 1K\Omega$

3.3. Capacitor


- capacitor pF(Pico Farad)
 10 capacitor 223
 $22 * 10^3 = 22000pF = 22 nF$ (Nano Farad)
 μF (Micro Farad)

- 가 ' ' -
()




Diode, LED :

- diode -



- LED(Light Emitting Diode) capacitor 가 가 -
(' ')



3.4.

- 1) ()
- 2) ()
- 3) ()
- 4) .
- 5) .
- 6) ,
- 7) .

3.5.

- (solder)
- (stripper)
- (oscilloscope)
-
- Etc.

(solder) : 가 .
가 . 20W 가 가 .

(stripper) : (wire)
(oscilloscope) : GND(0 V)

가
(multi-meter) : 가
(time independent)

• Etc

- : (?)가
- :

3.6.

1) Vcc GND (.)
Vcc GND

2)

3)

✱

4. Micro Processor and Controller

4.1. Micro Computer

4.1.1. Stored Programming

2



4.1.2. Micro Computer



4.2. Micro Processor

4.2.1. CPU – Central Processing Unit



CPU

ALU - Arithmetic Logic Unit

ALU

CPU

Accumulator

가

가

CU - Control Unit

CU

CPU

(fetch)

Instruction Decoder

Register

가

()

Counter)

PC(Program

, Accumulator

, SP

Bus

가

Address, Data, Control

가

CPU

가

가



4.2.2. Micro Processor

Micro Computer CPU (LSI, VLSI) Micro
 Processor MPU(Micro Processing Unit) Micro
 Processor

4.3. Other Parts

Micro Processor
 Micro Processor 가
 Micro Processor
 () , ,
 () ()

4.3.1. Memory

3
 PC (RAM)
 (HDD, Type)
 가
 가 가 ROM
 RAM FLASH 가

ROM - Read Only Memory

'Read Only Memory' ROM
 ROM ROM Writer가 Writer ROM
 ROM 4가 가

Mask ROM

가
 PROM(Programmable ROM)
 ROM Writer
 EPROM(Erasable PROM)
 PROM 27C256
 EEPROM(Electrically EPROM)
 ROM
 가 29C256

RAM – Random Access Memory

'Random Access Memory'

RAM 2가

SRAM(Static RAM)

RAM 가
 62256(61256, 61256 62256
 narrow type)

DRAM(Dynamic RAM)

(refresh) 가 RAM

4.3.2. I/O Port

I/O Port Input, Output Port

(LSI or VLSI)

I/O Port 가 CPU
 가 I/O Port Port
 I/O Port 가

1) (Serial Port)

8251A가

2) (Parallel Port)

I/O

8255A가

4.3.3. Timer

(Timer) clock

가

-

-가

가

clock

8253

4.3.4. A/D and D/A Converter

A/D(Analog to Digital), D/A(Digital to Analog) Converter

A/D Converter

D/A Converter

4.4. Micro Controller

4.4.1. One Chip Solution

Micro Processor, Memory, I/O Port, Timer

가


Micro Processor, Memory, I/O Port, Timer

가

가


One Chip Solution

4.4.2. Micro Controller




4.5. Address and Data

4.5.1. Address



4.5.2. Data

) 가 32 32 (4



5. 80C196KC

5.1.

- ◆ (cpu), , cpu
(Integrated Circuit)
- ◆ (Arithmetic Logic Unit)
- ◆ ALU : AND,OR,NOT
- ◆ 가
- ◆ 가
- ◆ 가
- ◆ ALU
- ◆ ()
- ◆ : 가
- ◆ (decode), (execute) (fetch)
- ◆ : 가

0x2000~0x207F

가

5.3.

5.3.1.

◆ 80C196

8bit / 16bit /

196

가

ALE

A0~A15 ,

D0~D15

◆

:

clkout

2

4

가

clkout

ALE

가

/

가

ALE 가

RD가

WR

clkout

5.3.2.

CCR

◆

CCR CPU가

가

0x2018

CCR

5.3.3. BUSWIDTH

◆

CCR.1=1

16

BUSWIDTH

CCR.1=1

BUSWIDTH=1

16

BUSWIDTH=0

8

5.4.

5.4.1.

◆ 80C196KC 28 가 . 15
 , 가 NMI , TRAP 3
 가 .
 ◆
 . C
 가
 ◆ 5 .
 ① int_pending ② 1 ipend1
 ③ int_mask ④ 1 imask1
 ⑤ psw
 ◆ : 16 가
 int_pending(0x09), 1 ipend1(0x12)
 1 . 1 가
 ◆ : int_mask
 1 imask1 1 0
 ◆ : NMI,TRAP ,
 psw I=0
 I=1
 1 .C enable();
 disable():

5.4.2.

◆ 가 가

5.4.3.

- ◆ 80C196 NMI, TRAP ,
3 가 .
- ◆ NMI : (Nom-Maskable Interrupt) 가 가
. NMI 0x203E . NMI
1 imask1
- NMI imask1.7 가 . NMI 0
. NMI
- ◆ TRAP : 0x2010
ASKEMFEO
- ◆ 80C196 0x2012

5.4.4.

- ◆ 가
4
- ◆ 가
CALL 가 . CALL

5.4.5.

- ◆ : 3가
transmit_interrupt , receive_interrupt,
serial_port 가 .
- ◆ (software_timer ,timer_overflow...):
가 가 가
가

5.5.

5.5.1.

- ◆ 80C196KC 3 (PWM) 가 .
- ◆ : PWM , RS
- ◆ : 8 가 가 .
() 0 PWM 1 . → () 가 PWM
PWM 0 . → () 가
- ◆ 1 : PWM 가 ,PWM
- ◆ PWM 가 PWM 가
- ◆ : 80C196KC ioc2.2 PWM
ioc2.2 PWM 256 512
- ◆ : PWM PWM pwm_contrl
- ◆ : PWM PWM
가

5.5.2.

- ◆ : PWM 가
- ◆ 가
- ◆ : 가 0 5

5.6.

◆ 0

5.6.1. 1

◆ 1 16 가

◆ : 8 가 , 1/2
1 1/16 .

◆ 1 0 0x0A 1 timer1
15 0x0A .

◆ 1 : 1 io 1 ios1.5=1
ios1.5=0 . 1 cpu

5.6.2. 2

◆ 2 , HSO , 가/
가

◆ : 3가 가 .

◆ 가 : 2 8 가 , 가
가 .

◆ : 2 4 가 .

◆ 2 0 0x0C 1 timer1
1 0x0C .

◆ 2 : 2 io 1 ios1.4=1
ios1.4=0 . 2 cpu

5.7.

- ◆ (hsi : high speed inputs)
 - cpu 가 1
 - FIFO hsi
 - hsi hsi.0~his.3 4
 - 8
 - 가 his his
- ◆ FIFO : hsi
 - 7 *20(16+4) FIFO 1 16
 - 4
 - hsi
 - hsi hsi 8
 - hsi hsi_time 8
- ◆ hsi_mode : hsi 4 가 hsi hsi_mode 가
- ◆ hsi : 3가 hsi FIFO 4
 - (FIFO 4), hsi FIFO 가 (FIFO 6
 -), hsi 가 (FIFO hsi
 -)

5.8.

- ◆
 - cpu
 - 가
 - 2 , AD
 - his hso.0~hso.5 6
 - 가 hso

- ◆ 가 ()
- ◆ 가 hso hso_command ,
hso hso_time
- ◆ 8 , 6 hso
1 high_speed_outputs가
- ◆ AD , 2 software_timer
- ◆ CAM : hso (CAM : Constant
Addressable Memoryt) CAM
CAM 8 hso
8 (1/2 8
1/16).

5.9. AD

5.9.1. AD

- ◆ 80C196 ad 가
- ◆ : ad 8 , 10 ad
- ◆ : ad 8 10 가 Ad
ad_command.4 . 8

5.9.2.


- ◆ : +
- ◆ (sample time) :
- ◆ 가 가
- ◆ : 가
가

6. C Programming


C

6.1. Program ..

가
가
가
가



<Interpreter >



<Compiler >

		가
	가	
	BASIC, JAVA	C, C++, JAVA

6.2. Compiler and Linker

C

196

6.2.1. Compiler

C Compiler ic96

```
[cpath] ic96 [spath] sfile [controls]
```

1>cpath : 가

2> spath :

3> sfile :

4> controls :

ex1> c:> ic96 main.c

→ main.c main.obj

ex2> c:>c:\ic96\ic96 program\main.c md(kc) ot(0) db

→ program main.c ic96

model(kc), optimize(0), debug

1) Compiler Control

primary, general, invocation -only 가

ex2

primary : preprocessor #pragma

general : preprocessor

#pragma

invocation -only :

2) Control

< "80196" - - >

6.2.2. Linker

C C compiler compile

linker가

linker가

[lpath] r196 [opath] ofile to hfile [controls]

- 1>lpath : 가
- 2> opath : object
- 3> ofile : object
- 4> hfile :
- 5> controls :

ex1> c:>r196 main.obj sort.obj debug.obj to sort.out

→ main.obj, sort.obj, debug.obj sort.out object

- > 1. 가
- 2. object

ex2> c:> r196 main.obj to main.96

→ main.obj main.96

1) Linker Control

- 1> : 가
- 2> : 가
- 3> : Rom, Ram,

2) Control

< "80196" - - >

6.3. C coding

196C C 가

6.3.1. C

C 가 1 C

```

C 가
Function-Name ( )
{
Statement sequence
}
Function-Name , statement sequence 1
    
```

6.3.2. C

C (:) C
 C 가 Add
 add

6.3.3.

C 가 C 5가 가

Character		char
Integer		int
Float		float

Double		double
Void		void

(float double double float 2 가
.)

196

	()	
char	1	-128~127
unsigned char	1	0~255
int	2	-32,768~32,767
unsigned int	2	0~65,535
long	4	-2,147,483,648~2,147,483,647
unsigned long	4	0~4,294,967,295
float	4	8.43x10 ⁻³⁷ ~3.37x10 ³⁸
double		

type variable-name;

type C variable-name

ex1> int counter;

→ int counter

ex2> float x, y, z;

→ float x, y, z

Variable-name =value;

ex1> counter = 100 ;

→ counter 100

ex2> name = ' a' ;

→ name a

ex3> x = 10.3 ;

→ x 10.3

> ' A'

100

. 100.0

ex> int x = 5;

→ x x 5

가

2가

f1

counter f2 counter
 가 가
 가 가

ex>

```
int x ;
void f1()
{
    int y;
    int counter;
}
void f2()
{
    int z;
    int counter;
}
```

→ x , y z, counter , f1
 f2 counter 가 가

6.3.4.

C

5가

	+	-	*	/	%

+, -, *, /

5가

%

가

answer

100*31

```

ex> int answer;
    answer = 100*31 ;
*,/,%      +,-

```

```

ex> 10-2*5  (    0)
    (10-2)*5 (   40)

```

6.3.5.

```

C      /*    */
/* this is a comment. */

/* this is a longer comment
   Sigma Intelligence */

```

6.3.6.

```

C      가      C
가      ,
.C      main()
main()      , main()
      '{ '}'

```

1)

가 가 가

```

ex> main()
{
int a=10;           1
int b=5;           2
f1();
  int c=a+b;       4
}
void f1()
{
  int a=5;         3
}
2)

```

C , return
return

```

return-type function-name()
{
  return value;
}

```

```

ex> void main()
{
int num;
num = f1();
}
int f1()
{
  return 10;
}

```

f1 (10) 가 , 가 return
, return

1) if

if C . if

if

if (expression) statement;

(expression) 가 (statement) 가

, if . C 0

, 0

if

. 가 , <, >, == . < >

, ==

ex1> if (5>4) a=7;

→ 5>4 a 7

ex2> if(5<4) a=7;

→ 5<4 a=7

if else 가 . else가 가 if

**if (expression) statement1;
else statement2;**

if (expression) , if statement1 , else

statement2 , if statement1

else statement2 가 , 가

if (block)

ex> if(num>0) {

a=x+y;

b=x*y;

}

2) for

for 가 for 가

```
for (initialization; conditional test; increment) statement;
```

(initialization)

(conditional test)

가 , 가

for 가 가

1 10

```
ex> main()
{
  int sum = 0;
  for (int num = 1; num<11; num=num+1) sum=sum+num;
}
```

for

```
ex> main()
{
  int sum = 0;
  int prod=1;
  for (int num = 1; num<11; num=num+1)
  {
    sum=sum+num;
    prod=prod * num;
  }
}
```

for , 가 num=num+1

. C 1 가 가 ,

num=num+1 가 ++ , num=num+1

가 num++ 가 -- num--

3)

>		<		&&	AND
>=		<=			OR
==		!=		!	NOT

가

!

> >= < <=

== !=

&&

가

||

6.4. Examples

C

가

C

6.4.1. LED

```

#include "80c196kc.h" /* 80c196kc.h */
/* led */
void delay(int i);
{
    for(i--);
}

```

```

/*      */
void main()
{
    unsigned char led;
    led = 0xfe;          /* led      */
    for (;1;)          /*      */
    {
        ioport1=led;    /* 1      */
        led = (led<<1) | 1; /*      */
        if ((led & 0x10)==0) led = 0xfe; /* led      */
        delay(3000);    /* led on  */
    }
}

```

6.4.2.

```

#include "80c196kc.h"
data unsigned char pointer, a;
const data unsigned char r_pls_table[] = {0x90, 0x80, 0xa0, 0x20, 0x60, 0x40, 0x50, 0x10};
const data unsigned char l_pls_table[] = {0x09, 0x08, 0x0a, 0x02, 0x06, 0x04, 0x05, 0x01};
void delay(int time);
void main(void)
{
    pointer = 0;
    for(;1;) /*      */
    {
        pointer++;
        pointer &= 0x07;
        a = r_pls_table[pointer] | l_pls_table[pointer];
        ioport1 = a;
        delay(5);
    }
}
void delay(int time) /*      */
{
    int a,b;
    for(a=0;a<time;a++)

```

```

        for(b=0;b<time;b++){
}

```

6.4.3. 80c196kc.h

```

#pragma model(kc)
#pragma code
#include "kc_funcs.h"
#include "kc_sfrs.h"
#pragma interrupt(nmi=31)
#pragma interrupt(hsi_fifo_full=30)
#pragma interrupt(extint1=29)
#pragma interrupt(timer2_overflow=28)
#pragma interrupt(timer2_capture=27)
#pragma interrupt(hsi_fifo_4=26)
#pragma interrupt(receive_interrupt=25)
#pragma interrupt(transmit_interrupt=24)
#pragma interrupt(unimplemented_opcode=9)
#pragma interrupt(trap_int=8)
#pragma interrupt(extint=7)
#pragma interrupt(serial_timer=6)
#pragma interrupt(software_timer=5)
#pragma interrupt(hsi_0_pin=4)
#pragma interrupt(high_speed_outputs=3)
#pragma interrupt(hsi_data_available=2)
#pragma interrupt(ad_conversion_complete=1)
#pragma interrupt(timer_overflow=0)

```

6.4.4. kc_sfrs.h

```

/*
 * kc_sfrs.h
 * Generated with gen-sfrs.pl 1.4
 */
#ifndef _kc_sfrs_h
#define _kc_sfrs_h
/*
*/

```

```

/* Special function register definitions for the          */
/*                                                    */
/* 8XC196KC                                             */
/*                                                    */
/* Generated from @(#)kc_sfrs.db 1.7                  */
/*                                                    */
/* Copyright (C) 1994 Tasking Software B.V.           */
/*                                                    */
/* Hwindow 0                                           */
extern volatile unsigned short register r0;           /* 0x0000: R/W */
extern volatile unsigned short register zero_reg;     /* 0x0000: R/W */
extern volatile unsigned short register ad_result;    /* 0x0002: R   */
extern volatile unsigned char  register ad_result_lo; /* 0x0002: R   */
extern volatile unsigned char  register ad_result_hi; /* 0x0003: R   */
extern volatile unsigned char  register ad_command;   /* 0x0002: W   */
extern volatile unsigned char  register hsi_mode;     /* 0x0003: W   */
extern volatile unsigned short register hsi_time;     /* 0x0004: R   */
extern volatile unsigned short register hso_time;     /* 0x0004: W   */
extern volatile unsigned char  register hsi_status;   /* 0x0006: R   */
extern volatile unsigned char  register hso_command;  /* 0x0006: W   */
extern volatile unsigned char  register sbuf;         /* 0x0007: R/W */
extern volatile unsigned char  register sbuf_rx;     /* 0x0007: R   */
extern volatile unsigned char  register sbuf_tx;     /* 0x0007: W   */
extern volatile unsigned char  register int_mask;     /* 0x0008: R/W */
extern volatile unsigned char  register int_pend;     /* 0x0009: R/W */
extern volatile unsigned char  register int_pending;  /* 0x0009: R/W */
extern volatile unsigned short register timer1;       /* 0x000a: R   */
extern volatile unsigned char  register watchdog;    /* 0x000a: W   */
extern volatile unsigned char  register ioc2;        /* 0x000b: W   */
extern volatile unsigned short register timer2;      /* 0x000c: R/W */
extern volatile unsigned char  register ioport0;     /* 0x000e: R   */
extern volatile unsigned char  register baud_rate;   /* 0x000e: W   */
extern volatile unsigned char  register ioport1;     /* 0x000f: R/W */
extern volatile unsigned char  register ioport2;     /* 0x0010: R/W */
extern volatile unsigned char  register sp_stat;     /* 0x0011: R   */
extern volatile unsigned char  register sp_con;      /* 0x0011: W   */

```

```

extern volatile unsigned char register ipend1;          /* 0x0012: R/W */
extern volatile unsigned char register int_pend1;      /* 0x0012: R/W */
extern volatile unsigned char register imask1;        /* 0x0013: R/W */
extern volatile unsigned char register int_mask1;     /* 0x0013: R/W */
extern volatile unsigned char register wsr;           /* 0x0014: R/W */
extern volatile unsigned char register ios0;          /* 0x0015: R */
extern volatile unsigned char register ioc0;          /* 0x0015: W */
extern volatile unsigned char register ios1;          /* 0x0016: R */
extern volatile unsigned char register ioc1;          /* 0x0016: W */
extern volatile unsigned char register ios2;          /* 0x0017: R */
extern volatile unsigned char register pwm0_control;  /* 0x0017: W */
extern volatile unsigned short register sp;           /* 0x0018: R/W */
/* Hwindow 1 */
extern volatile unsigned char register ad_time;       /* 0x0003: R/W */
extern volatile unsigned short register ptssel;      /* 0x0004: R/W */
extern volatile unsigned short register ptssrv;      /* 0x0006: R/W */
extern volatile unsigned char register ioc3;         /* 0x000c: R/W */
extern volatile unsigned char register pwm1_control; /* 0x0016: R/W */
extern volatile unsigned char register pwm2_control; /* 0x0017: R/W */
/* Hwindow 15 */
extern volatile unsigned short register t2capture;   /* 0x000c: R/W */
#endif /* _kc_sfrs_h */

```

7. Applications

7.1 Line Tracer

가

가

7.2 Obstacle Racer

Obstacle Racer

가 가

가

7.3 Control Car

Control Car

Line Tracer

Obstacle Racer

7.4 etc.

1> () cpu 196 z80

◆ 1998 : Z80 CPU 8*8 LED Matrix
Z80 CPU LCD Display

◆ 1999 : puzzle ,
voice recoder 4,
servo motor 4 4


◆ 2000 : R/C car , , LCD

2> Sigma Intelligence () 가


Appendix

A. Schematics

B. Sockets




Title	Siema Intelligence
Size/Document Number	Z80 by Kim Jesun (mljko)
REV	B
Date	JULY 27, 1991Sheet 1 of 1





P3.0	P3.1	80c296 PCB 보드 윗면도	A0	A1
P3.2	P3.3		A2	A3
P3.4	P3.5		A4	A5
P3.6	P3.7		D0	D1
P1.0	P1.1		D2	D3
P1.2	P1.3		D4	D5
P1.4	P1.5		D6	D7
P1.6	P1.7		RD	A17
P4.0	P4.1		X	X
P4.2	P4.3		X	X
P2.0	P2.1		A6	X
P2.2	P2.3		A7	X
P2.4	P2.5		A16	A15
P2.6	P2.7		A12	WR
리셋	X		A14	A13
X	X		A10	A9
+	+		A11	A8
-	-		A18	A19

A1	A0	80c296 PCB 보드 뒷면도	P3.1	P3.0
A3	A2		P3.3	P3.2
A5	A4		P3.5	P3.4
D1	D0		P3.7	P3.6
D3	D2		P1.1	P1.0
D5	D4		P1.3	P1.2
D7	D6		P1.5	P1.4
A17	RD		P1.7	P1.6
X	X		P4.1	P4.0
X	X		P4.3	P4.2
X	A6		P2.1	P2.0
X	A7		P2.3	P2.2
A15	A16		P2.5	P2.4
WR	A12		P2.7	P2.6
A13	A14		X	리셋
A9	A10		X	X
A8	A11		+	+
A19	A18		-	-

< 80296SA PCB Header >




Title	MINIROSOT ROBOT
Doc No	AM188
Rev	1.01
Author	LEE HO SUK
Checker	LEE HO SUK
Appr	LEE HO SUK
Date	2008.12.15




7 SEG

Appendix A



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date: Wednesday, September 27, 2000 Sheet 1 of 1		


< 7 Segment Driver >




< Micro Mouse Sensor Part >

Stepping

Appendix A




< Stepping Motor Driver >



	left motor(PWM1)			right motor (PWM2)	
	P1.7	P1.6		P1.1	P1.0
turn left	0	1	turn right	0	1
turn right	1	0	turn left	1	0

< DC Motor Driver >



68 Pin

Appendix B

61	63	65	67	01	03	05	07	09		
60	62	64	66	68	02	04	06	08	11	10
58	59								13	12
56	57								15	14
54	55								17	16
52	53								19	18
50	51								21	20
48	49								23	22
46	47								25	24
44	45	42	40	38	36	34	32	30	28	26
43	41	39	37	35	33	31	29	27		

< 68 pin PLCC >

68 Pin

Appendix B



< 80C196KC - 68 pin PLCC >

84 Pin

Appendix B

75 77 79 81 83 01 03 05 07 09 11
74 76 78 80 82 84 02 04 06 08 10 13 12
72 73 15 14
70 71 17 16
68 69 19 18
66 67 21 20
64 65 23 22
62 63 25 24
60 61 27 26
58 59 29 28
56 57 31 30
54 55 52 50 48 46 44 42 40 38 36 34 32
53 51 49 47 45 43 41 39 37 35 33

< 84 pin PLCC >

	81 83 85 87 89 91 93 95 97 99		
	82 84 86 88 90 92 94 96 98 100		
79 80		2	1
77 78		4	3
75 76		6	5
73 74		8	7
71 72		10	9
69 70		12	11
67 68		14	13
65 66		16	15
63 64		18	17
61 62		20	19
59 60		22	21
57 58		24	23
55 56		26	25
53 54		28	27
51 52		30	29
	50 48 46 44 42 40 38 36 34 32		
	49 47 45 43 41 39 37 35 33 31		

< 100 pin PLCC >

Authors

' 00 *Kim Han-jun*

' 00 *Lee Dong-yun*

' 00 *Lee Moon-hwan*

' 99 *Park Jong-min*

' 99 *Choi Jong-hyun*

' 99 *Hyun Gyoung-hwan*

*Copyright © 1985 ~ 2001
by Sigma Intelligence, SoEE, SNU.*

All right reserved.

Last revised at 2001. 3. 17.

*Edited by Park Jong-min.
Directed by Hyun Gyoung-hwan.*