

EISC Architecture:

Computer Architecture for Era of Post PC





Agenda

□ EISC Processor Overview

- Trends
- EISC: Extendable Instruction Set Computer
- EISC processors


□ AE32000; 32-bit EISC processor

- AE32000 Features
- AE32000 Microarchitecture



Trends

❑ Development Cycle in Microprocessor





CISC

❑ Complex Instructions

- Easy programming with Assembly Code
- Many instructions for many situations

❑ Variable Length Instruction

- Complex for hardware Implementation
- Various execution time for each instruction



RISC

❑ Reduced Instruction Set

- Weak point of CISC
 - ✓ Part of commands are used even though existing of many commands
 - ✓ Hardware consumption for rarely executing commands

❑ Make Common Case Faster!

- Reduce # of Instructions
- Take advantage of **Compiler Technology and Pipeline architecture**
- Simple & Efficient Hardware



Post-PC Era.

□ Devices

- Emergence of various digital equipments
- Embedded System!
 - ✓ “An **embedded system** is a special-purpose system in which the computer is completely encapsulated by the device it controls” [wikipedia].
- Embedded microprocessor.

□ Requirements

- Low cost
- Appropriate performance for required operation
- High power efficiency



Embedded Microprocessor

Performance

❑ General Microprocessor

- 32-bit/64-bit Microprocessor
- Accelerating for various jobs
- Performance centered

Desktop/Server
Microprocessor

❑ Embedded Microprocessor

- System control by embedded in system
- Executing of Special jobs

Embedded
Microprocessor

Cost



Embedded Microprocessor

Performance

Desktop/Server
Microprocessor

Modern
Embedded
Microprocessor

- ❑ Requirement for DSP operation
 - Multimedia application
 - Graphic user interface
- ❑ General Microprocessor

❑ Increasing of Required performance

- Interconnection of complex peripherals
- Increasing of number of control units


❑ Requirement of network connection

Classical
Embedded
Microprocessor

Cost



Embedded Microprocessor



□ 5 Criteria for Modern Embedded Microprocessors

➤ M.Schlett



Embedded Microprocessor

Code Density

❑ Code Density

- Inverse of static code size
- Static code size
 - ✓ Memory size for storing program
 - ✓ Code size + Initialized static data

❑ High code density

- Small memory size requirement for same program storing
 - ✓ Reducing memory size
- Reducing power consumption for command call
- Reducing performance degradation for memory access
 - ✓ Accessing time difference between memory and processor
- High efficiency of instruction cache




Embedded Microprocessor

Code
Density

□ Code Density

- Low Power
- Price-Performance Ratio




Low
Power

Price
/Performance
ratio



Embedded Microprocessor





Embedded Microprocessor

□ Code Density


- One of the most important metric

□ CISC vs RISC, and...

- CISC; Variable Length Code
 - ✓ Various instruction for each case
 - ✓ Various instruction length
 - ✓ High code density
- RISC; 32-bit Fixed field instruction
 - ✓ Using of same code
 - ✓ Low code density




Improving Code Density





Improving Code Density





Improving Code Density

❑ Compressed Code RISC

- Long word control by short instruction
- 16-bit/24-bit instruction set, 32-bit data

❑ Short Instruction

- Restriction of size of bit for command encoding

❑ Command Encoding

- OP-code + Operand



Improving Code Density

❑ Operand

- Operation between Registers requires small bits
 - ✓ Same bit requirement for number of register
- Immediate/Offset
 - ✓ Constant value for operation
 - ✓ Offset of indexed addressing

❑ Length of Immediate/Offset

- Varying for instructions (up to 32bit)
- High utilization of short immediate value, low utilization of long immediate value



Improving Code Density

- ❑ Compressed code architecture
 - Lack of command filed for immediate value
- ❑ RISC based architecture
 - Case of long immediate value is required
 - ✓ Execute after moving immediate value to general register
 - ✓ Combination of multiple “LDI-SHIFT-ORI” commands
 - ✓ Complicate procedure
 - ✓ Load after locating immediate value to static data area
 - ✓ Require of data access
 - Reserve as many bits for immediate value




EISC

□ EISC: Extendable Instruction Set Computer

- Extend immediate value at Special purpose register or Extension Register(ER)
- LERI Instruction; Command for load/store from/to ER
 - ✓ Elimination of general register using and combination of complex Instructions

□ Immediate value of Instruction


- Assigning suitable size by workload analysis
- <20% instrs.





EISC

LD example






LERI makes long immediate





E-Flag




Extension Reg.



LERI makes long immediate





E-Flag



Extension Reg.



LERI makes long immediate





EISC Architecture

- ❑ Assigning immediate by LERI
 - LERI itself is fixed length instruction
- ❑ Elimination of complex procedure for immediate value access
 - Low burden for long immediate
 - ✓ Assign relatively small size of bit for immediate
 - ✓ Increasing of bit size for opcode → Increasing number of instruction
 - ✓ Increasing of bit size for register indexing
 - Increasing available general register
 - ✓ 16 GPRs
 - ✓ ARM-THUMB; 8GPRs
 - No GPR for immediate value



EISC Architecture

❑ Selection freedom for instruction type

- Selection according to use LERI or not
 - ✓ Instruction such as *addq* is assigned if the short immediate values are frequently used
- Good for long immediate operation
 - ✓ DSP

❑ General μ -proc.


- sub :
 $\$Rd = \$Ra - \$Rd$
- subi :
 $\$Rd = \$Ra - \text{immediate}$

❑ EISC

- sub :
 $\$Rd = \$Ra - \$Rd$
- leri/sub :
 $\$Rd = \$Ra - \text{immediate}$



Media benchmarks



[illegible]

New embedded microprocessor...
Advanced Digital Chips Inc. 




EISC Architecture

Benchmark: libc, libm, libstdc++

6.5% higher
code density
than MIPS16


11.5% higher
code density
than
ARM9TDMI





EISC Architecture

- Average 18.9% higher code density
 - Mediabench, gcc3.2





Memory Access

□ 16GPRs


- Most of Compressed Code RISC; 8 GPRs

□ EISC can make long immediate easily

- Most normal RISCs have multiple commands for 32bit immediate value
 - ✓ LUI, ORI sequence(MIPS)
 - ✓ memory LOAD

35% less data-memory access than ARM9TDMI & MIPS16

	AE32K	TR4101	ARM9TDMI
RCD	1.00	1.07	1.13
Memory Access Ratio	30.2%	48.4%	46.5%



Processor Family

High End

AE64K

Microprocessor

- 50+MIPS
- Robot Control
- Media Processing

Main Stream

AE32K

Microprocessor

- 50+MIPS
- Control and Data processing
- General OS Support

Low End

SE3208

SE1608

Microcontroller


Under 50MIPS, for Control purpose



Summary

□ EISC architecture

- We believe it is right ISA for post-PC market
- LERI instruction
 - ✓ Flexibility
 - ✓ Makes instruction more compactor
- Better code density



Thank you...

