

4 Embedded Systems RTOS Motorola

(68K Core)

Digital System Design Lab.
(promise@secsm.org) (partemis@secsm.org)

Motorola 68K
PC RTOS
RTOS 가 PC
Processor Dependent

MC68302 RTOS

ISDN, Terminal Adaptor

OS Motorola CPU

2. MC68302

1

가


CPU

1. MC68302

MC68302 Motorola Integrated
Multi-Protocol Processor(IMP) , M68000 core
RISC 가
가 MC68302

CPU Core M68K
RISK 가

2 CPU Core 가
RISC



1. MC68302 Block Diagram

SMC, SCC()

가

visor Stack Pointer Status Register supervisor mode 가 .

Context Switch

(1) M68000 core

Data type bit, digit (4bit), byte (8bit), word (16bit), long word (32bit) 가

MC68302 Main CPU Core M68000 core 8/16 Bit Bus System user, supervisor programming mode가 .

address mode Register Direct, Register Indirect, Absolute, Immediate, Program Count Relative, Implied 6가 .

User mode mode , supervisor mode OS system programming user mode 가 mode

()

SR

Core Register (16, 32bit Address Register, 8, 16, 32bit Data Register), 32 bit Program Counter(PC), 8 bit Condition Code Register(CCR), User Stack Pointer(USP), Supervisor Stack Pointer(SSP), Status Register가

SR

Exception vector process context context

. Exception vector

table

User Stack Pointer PC, Condition Code Register user mode 가 , Super-

MC68302 M68000 core RMC

signal , bus lock .

M68000 MC68302 sig-

valid memory address (VMA) enable (E)

MC68302

Exception vector table, entry \$0

dual-port system RAM parameter RAM, register 4K block base+0\$

MC68302

IAC

Channel Status Register (CSR), Interrupt Pending Register (IPR), Interrupt Service Register (ISR), Timer Event Register (TER), Serial Communication Controller Event Register (SCCE) 가

(2) System Integration Block

SIB 1 interrupt controller, IDMA, timer, parallel I/O, clock generator

M68302 7 Direct Memory Access (DMA) channel, 6 Serial DMA (SDMA) Serial Communications Controller(SCC) In-dependent DMA (IDMA)

IDMA 6 가


(CMR) RST Bit

MC68302 7

, normal dedicated mode가, normal mode 6 user interrupt mode, dedicated mode 3 user mode가 (interrupt) level 4

18 interrupt source가

EMAC Generation Allows Vectors Supplied Internally



2. Interrupt Signal handler

source vector number가

Interrupt controller interrupt event interrupt pending register (IPR), interrupt mask register (IMR), interrupt in-service register (ISR) interrupt ,가

core

가 , IPR

bit가 . IPR IMR

, IMR bit ,

ISR

Interrupt priority resolver ISR

가 가

M68000 core

mask

Core instruction

interrupt controller interrupt acknowledge cycle Core interrupt request

. Core vector exception vector table

interrupt handler

OS

MC68302가

A, B

Port

port A control register (PACNT), port A Data direction register (PADDR), port A data register (PADAT)

Port A 16, port B 12 PB8


PB11

1176Byte Dual-Port RAM 576Byte

RAM 576Byte parameter RAM

Parameter RAM SCC, SMC Buffer

Descriptor



3. CP Architecture

dynamic ram (DRAM) refresh control

OS

OS

OS

internal

register

Timer timer watchdog timer

가 Watchdog timer 0 reference

가 reference WDOG

Task가 가

watchdog timer reset

WDOG 가

OS Clock Tick

CPU timer 가

chip select signal

memory device MC68302

System control system control reg-

ister (SCR) system status, control bit,

bus arbiter control bit, hardware watchdog con-

trol bit, low-power control bit, freeze select bit

(3) Communication Processor

CP Main Controller (MC), 6 SDMA,

Command Register (CR), Serial Channel, 3

Serial Communication Controller (SCC), Serial

Communication Port (SCP), 2 Serial Manage-

ment Controller (SMC) 가

Main controller

core

M68000 Core

8 bit CR CP

SDMA channel SCC (,)

, RISC con-

troller M68000 core

Dual-Port RAM

3 SCC physical interface MC68302

가 Non-Multiplexed Ser-


ial Interface (NMSI)

Pulse Code Modulation Highway(PCM),

Interchip Digital Link (IDL), General Circuit In-

terface (GCI)

echo(3.
) loopback(
) mode ()
 SCC HDLC/SDLC, UART, BISYNC, DDCMP,)
 V.110, Transparent mode
 IDL, GCI, PCM, NMSI Core
 가 physical layer interface
 Configuration
 SCP
 receive, transmit, clock MC68302 M68K Core
 SCP clock 68K
 MC68302가
 OS UART
 UART character (1)
 UART Control Character Com- Third Party
 parison Register, Address Comparison
 Register, 16 bit Error Counter가 7,
 8 bit data, even/odd parity bit Evaluation Version
 frame error, noise error, break, IDLE
 UART
 GCC Cross-Compile
 Microtec Research, Inc.(Mentor
 OS Graphics) MCC68K
 Motorola Processor



4. UART Wave Form



(2)
Microtac 68k

1) A.src 가

- ASM68K.EXE - M68K
- MCC68K.EXE - C,C++
- LNK68K.EXE - ,
- LIB68K.EXE -

ASM68K A.src

A.obj

```

----A.src----
include macros,inc
include MC68302.inc

....
END

```

가 (CFE 68K), (CFE

68K) 가

2) xx.C MCC68k xx.obj

```

----main.c----
#include" MC68302.h"
typedef unsignd short u_short;

void main()
{
.....
}

```

```

-- --
mcc68k
asm68k[ -l | -L[]-b[]-h[]-V[]-D sym[ =val ]
[ -l pathname[]-oobj_file[]-H sym_file[]-f op[ ,
opt []-p processor[]-Q opt }src_file>
lnk68k[ -V[]-M[]-m[]-h[]-r[]-c _file[]-C
Lnk_ []-u name[]-H link_sym_file []-p
processor[]-Q opt[input_file]. [>map_file]

```

3) .obj Link and locate ROM Locate

mc86302.cmd , .obj , .Lib

A.src C B.c, C.가

Hardware Dependent ()

, C

```

----mc68302.cmd----
CHIP 68000

```

```
listmap PUBLICS
BASE $400
sec code=$800000
sec vars=$8500
format s
*order code, 0, 1, 2, literals, strings, const
ROM sections
*order vars, zerovars, heap
*RAM sections
load a.obj
load MAIN.obj
load xxx.obj
load d:\mcc68k\68k\mcc68kzb.lib
END
```

Pull-up, Pull-down
 , ROM, RAM UART
 SMC TXD, RXD RS-232
 가
 가
 Serial Port LED가
 가
 OS 가

.hex 가
 가 OS
 Motorola MC68302 , Serial
 가


2.
 Start-Up , Boot
 OS Hardware Dependent code
 OS가
 가
 ASM , 가

1.
 MC68302 Data 가 16
 ROM, RAM 16Bit Data
 8bit 2 가
 2 ROM
 Emulator JTAG
 가
 ROM Emulator 1
 8Bit . MC68302 8, 16
 bit


Source Code
 MC68302.ASM
 (1) (SP)
 (.first:)
 (2) (PC)
 (3)
 (4) (.hwl_warm_start:)
 1) Base Address (BAR)
 : Internal Memory Base



Embedded System 에의 RTOS 포팅




5-1. System Schematic(Main)



5-2. System Schematic(Sub)

- 2) System Control Register(SCR)
 - : Watchdog Reference Register (WRR)
 - : Watchdog Disable
 - 4) Global Interrupt Mode Register(GIMR), Interrupt Pending Register(IPR), Interrupt Mask Register(IMR) : IRQ Service
 - 5) CS0-REGISTERS(BR0, OR0)
 - : ROM
 - 6) Interrupt Disable
 - (5) (.hwl_cold_start:, .copy_code)
 - 1) ROM Internal DPRAM(Dual Port RAM)
 - (6) (go_parram :)
 - 1) ROM CS0-REGISTERS(BR0, OR0)
 - 2) RAM CS0-REGISTERS(BR1, OR1)
 - 3)
 - (7) C Main() (jsr _main)
 - (8) 가 가, (_enable_int:, _disable_int:,)
- Startup



6.

Main
가
가
C

-- --

- Motorola Semiconductor homepage
<http://www.mot-sps.com>
 MC68302
 , CD, DataSheet
- uC/OS-II homepage
<http://www.ucos-ii.com>
 uC/OS가 M68K
- Microtek Compiler
<http://www.mentor.com/embedded/compilers/index.html>
 Evaluation Version

OS
OS Hardware Dependent
Code MC68302 uCOS
가

- 1. Hardware Dependant Code
 - 가
 - (1) OS_CPU.H
 - 68K가 uC/OS

· Disable, Enable ASM 68K

```

#if OS_CRITICAL_METHOD == 1
#define OS_ENTER_CRITICAL() asm("
ORI #S0700,SR;n")#define
OS_EXIT_CRITICAL()      asm(" AND
#$0F800,SR;n")
#endif

# 1 1
OS_CRITICAL_METHOD == 2
#define OS_ENTER_CRITICAL() asm("
MOVE SR,-(A7);n ORI #S0700,SR;n")
#define OS_EXIT_CRITICAL()  asm("
MOVE (A7)+,SR;n")
#endif

```

· Task OS_TASK_SW()

Vector(Trap #15)

ASM OSCtxSw

```

#define OS_TASK_SW() asm("
TRAP #15;n")

```

```

#define OS_STK_GROWTH 1

```

· Enable, Disable

```

#define CPU_INT_DIS() asm("
ORI #S0700,SR;n")
#define CPU_INT_EN()  asm(" AND
#$0F800,SR;n")

```

(2) OS_CPU_A.ASM

· _OSStartHighRdy: OSSrart() Task
Task Pointer
Stack CPU

```

JSR _OSTaskSwHook
ADDQ,B #1,_OSRwming
MOVE.L (_OSTCBCHighRdy),A1
MOVE.L (A1),A7 MOVEM.L
(A7)+,A0-A6/D0-D7
RTE

```

· _OSCtxSw : Task
Task
, TCB , Task
Context Switch

CPU

· _OSIntCtxSw : Context switching
Task

```

MOVEM.L A0-A6/D0-D7,-(A7)
MOVE.L (_OSTCBCur),
MOVE.L A7,(A1)
JSR _OSTaskSwHook
MOVE.L (_OSTCBCHighRdy),A1

MOVE.L A1,(_OSTCBCur)
MOVE.L (A1),
MOVE.B (_OSPrioHighRdy),(_OSPrioCur)
MOVEM.L (A7)+,A0-A6/D0-D7
RTE

```

· _OSTickISR : Time Tick Time
가

Nesting

Time Tick 가
Task

(3) OS_CPU_C.C

· void *OSTaskStkInit()

```

ADDA    #18,A7
MOVE.L  (_OSTCBCur),A1  MOVE.L
A7,(A1)
JSR     _OSTaskSvHook
MOVE.L  (_OSTCBHighRdy),A1

MOVE.L  A1,(_OSTCBCur)

MOVE.B  (_OSPrioHighRdy),(_OSPrioCur)
MOVE.L  (A1), A7
MOVE.ML (A7)+,A0-A6/D0-
RTE
    
```

CPU A0 A6, D0~D7,

```

ADDQ.B  #1, _OSIntNesting
MOVE.ML A0-A6/D0-D7,-(A7)
JSR     _OSTimeTick
JSR     _OSIntExit
MOVE.ML (A7)+,A0-A6/D0-D7
RTE
    
```

Hardware Dependent

CPU Architecture
Interrupt, Timer, Register

OS Porting

OS CPU
가

2. Configuration Code

· OS_CG.F.H :

가

Task , 가 ,
, IDLE, STAT Task ,

· INCLUDE.H : OS

· MC68302.H : MC68302

· VECTOR.C :

가

```

INT32U  *psik32;
INT16U  *psik16;
opt     =     opt;
psik32  = (INT32U *)((INT32U)ptos &
0x F F 7 F F F F C L ) ;
" - - p s i k 3 2 = ( I N T 3 2 U ) p d a t a :
"-psik32 = (INT32U)task
psik16  = (INT16U *)psik32
"-psik16 = (INT16U)(0x00S0 + 4 *
OS_TRAP_NBR);
psik32  = (INT32U *)psik16
" - - p s i k 3 2 - ( I N T 3 2 U ) t a s k :
psik16  = (INT16U *)psik32
"-psik16 = (INT16U)OS_INITIAL_SR;
p s i k 3 2 = ( I N T 3 2 U * ) p s i k 1 6 ;
"-psik32 = (INT32U)0x00A600A6L;
"-psik32 = (INT32U)0x00A500A5L;
"-psik32 = (INT32U)0x00A400A4L;
"-psik32 = (INT32U)0x00A300A3L;
"-psik32 = (INT32U)0x00A200A2L;
"-psik32 = (INT32U)0x00A100A1L;
"-psik32 = (INT32U)0x00A000A0L;
"-psik32 = (INT32U)0x00D700D7L;
"-psik32 = (INT32U)0x00D600D6L;
"-psik32 = (INT32U)0x00D500D5L;
"-psik32 = (INT32U)0x00D400D4L;
"-psik32 = (INT32U)0x00D300D3L;
"-psik32 = (INT32U)0x00D200D2L;
"-psik32 = (INT32U)0x00D100D1L;
"-psik32 = (INT32U)0x00D000D0L;
return ((void *)psik32);
    
```



```

void main(void)
{
  int i = 0;
  while(1)
  {
    OSInit(&mainAppTask, &main, 0);
    OSInit(&appTask1, &app1, 0);
    while(1)
    {
      OSWait(0, 0);
      OSStart(&main);
      OSWait(0, 0);
      OSStart(&app1);
    }
  }
}

void appTask1(void)
{
  int i;
  while(1)
  {
    OSWait(0, 0);
    OSStart(&app1);
    OSWait(0, 0);
    OSStart(&app1);
  }
}

void appTask2(void)
{
  int i;
  while(1)
  {
    OSWait(0, 0);
    OSStart(&app2);
    OSWait(0, 0);
    OSStart(&app2);
  }
}

void appTask3(void)
{
  int i;
  while(1)
  {
    OSWait(0, 0);
    OSStart(&app3);
    OSWait(0, 0);
    OSStart(&app3);
  }
}

void appTask4(void)
{
  int i;
  while(1)
  {
    OSWait(0, 0);
    OSStart(&app4);
    OSWait(0, 0);
    OSStart(&app4);
  }
}

```

```

void main(void)
{
  OSInit(&main, &main, 0);
  OSInit(&app1, &app1, 0);
  OSInit(&app2, &app2, 0);
  OSInit(&app3, &app3, 0);
  OSInit(&app4, &app4, 0);
  OSInit(&app5, &app5, 0);
  OSInit(&app6, &app6, 0);
  OSInit(&app7, &app7, 0);
  OSInit(&app8, &app8, 0);
  OSInit(&app9, &app9, 0);
  OSInit(&app10, &app10, 0);
  OSInit(&app11, &app11, 0);
  OSInit(&app12, &app12, 0);
  OSInit(&app13, &app13, 0);
  OSInit(&app14, &app14, 0);
  OSInit(&app15, &app15, 0);
  OSInit(&app16, &app16, 0);
  OSInit(&app17, &app17, 0);
  OSInit(&app18, &app18, 0);
  OSInit(&app19, &app19, 0);
  OSInit(&app20, &app20, 0);
  OSInit(&app21, &app21, 0);
  OSInit(&app22, &app22, 0);
  OSInit(&app23, &app23, 0);
  OSInit(&app24, &app24, 0);
  OSInit(&app25, &app25, 0);
  OSInit(&app26, &app26, 0);
  OSInit(&app27, &app27, 0);
  OSInit(&app28, &app28, 0);
  OSInit(&app29, &app29, 0);
  OSInit(&app30, &app30, 0);
  OSInit(&app31, &app31, 0);
  OSInit(&app32, &app32, 0);
  OSInit(&app33, &app33, 0);
  OSInit(&app34, &app34, 0);
  OSInit(&app35, &app35, 0);
  OSInit(&app36, &app36, 0);
  OSInit(&app37, &app37, 0);
  OSInit(&app38, &app38, 0);
  OSInit(&app39, &app39, 0);
  OSInit(&app40, &app40, 0);
  OSInit(&app41, &app41, 0);
  OSInit(&app42, &app42, 0);
  OSInit(&app43, &app43, 0);
  OSInit(&app44, &app44, 0);
  OSInit(&app45, &app45, 0);
  OSInit(&app46, &app46, 0);
  OSInit(&app47, &app47, 0);
  OSInit(&app48, &app48, 0);
  OSInit(&app49, &app49, 0);
  OSInit(&app50, &app50, 0);
  OSInit(&app51, &app51, 0);
  OSInit(&app52, &app52, 0);
  OSInit(&app53, &app53, 0);
  OSInit(&app54, &app54, 0);
  OSInit(&app55, &app55, 0);
  OSInit(&app56, &app56, 0);
  OSInit(&app57, &app57, 0);
  OSInit(&app58, &app58, 0);
  OSInit(&app59, &app59, 0);
  OSInit(&app60, &app60, 0);
  OSInit(&app61, &app61, 0);
  OSInit(&app62, &app62, 0);
  OSInit(&app63, &app63, 0);
  OSInit(&app64, &app64, 0);
  OSInit(&app65, &app65, 0);
  OSInit(&app66, &app66, 0);
  OSInit(&app67, &app67, 0);
  OSInit(&app68, &app68, 0);
  OSInit(&app69, &app69, 0);
  OSInit(&app70, &app70, 0);
  OSInit(&app71, &app71, 0);
  OSInit(&app72, &app72, 0);
  OSInit(&app73, &app73, 0);
  OSInit(&app74, &app74, 0);
  OSInit(&app75, &app75, 0);
  OSInit(&app76, &app76, 0);
  OSInit(&app77, &app77, 0);
  OSInit(&app78, &app78, 0);
  OSInit(&app79, &app79, 0);
  OSInit(&app80, &app80, 0);
  OSInit(&app81, &app81, 0);
  OSInit(&app82, &app82, 0);
  OSInit(&app83, &app83, 0);
  OSInit(&app84, &app84, 0);
  OSInit(&app85, &app85, 0);
  OSInit(&app86, &app86, 0);
  OSInit(&app87, &app87, 0);
  OSInit(&app88, &app88, 0);
  OSInit(&app89, &app89, 0);
  OSInit(&app90, &app90, 0);
  OSInit(&app91, &app91, 0);
  OSInit(&app92, &app92, 0);
  OSInit(&app93, &app93, 0);
  OSInit(&app94, &app94, 0);
  OSInit(&app95, &app95, 0);
  OSInit(&app96, &app96, 0);
  OSInit(&app97, &app97, 0);
  OSInit(&app98, &app98, 0);
  OSInit(&app99, &app99, 0);
  OSInit(&app100, &app100, 0);
}

```

Task StartTask()
 3 Task
 OS Tick Timer
 Serial Port
 uCOS OS Task가
 Main() Timer Apptickinit()
 Critical Section Interrupt disable
 Timer
 Main() Init() 3 Task Task1,
 OS Task2, Task3 (AppTask1, AppTask2,
 LED Serial AppTask3)
 UART Task1
 UART serial_init()
 serial.c
 68302 SCC
 RS-232
 PC PC.H
 Low Level
 OSInit() OS
 OSTaskCreate() Task

Task StartTask()
 3 Task
 OS Tick Timer
 Serial Port
 uCOS OS Task가
 Main() Timer Apptickinit()
 Critical Section Interrupt disable
 Timer
 Main() Init() 3 Task Task1,
 OS Task2, Task3 (AppTask1, AppTask2,
 LED Serial AppTask3)
 UART Task1
 UART serial_init()
 serial.c
 68302 SCC
 RS-232
 PC PC.H
 Low Level
 OSInit() OS
 OSTaskCreate() Task

```

-- make.bat --

asm68k.exe -I >startup.lst startup.src
asm68k.exe -I >osecpua.lst osecpua.src mcc68k.exe
-c osecpuc.c >osecpuc.lst
mcc68k.exe -c vectors.c >vectors.lst
mcc68k.exe -c test.c >test.lst
mcc68k.exe -c uc0s_ii.c >uc0s_ii.lst
lnk68k.exe -c test.cmd -o test.hex -m -f S
>test.map
    
```

```

-- Test.cmd --

CHIP 68000
listmap PUBLICS
BASE $400
sec code=$800000
sec vars=$7500
format s
*order code,literals,strings,const
* ROM sections
*order vars,zerosvars,heap
* RAM sections
load startup.obj
load osecpua.obj
load vectors.obj
load osecpuc.obj load test.obj
load uc0s_ii.obj
*load cMAIN.obj
*load port.obj
load
mcc68kab.lib

END
    
```



Task

Multitasking

bat

option Site

Bat ASM C

cmd test.

Command

Manual Core,

Object , Library

TEST.HEX Serial Port

ROM Emulator ROM

CPU가

MC68302가

RTOS PC

가 가

ARM Core

Intel StrongARM

-- 참고 --

Motorola에서 제공하는 프로세서의 계열을 살펴보면 작은 크기의 임베디드 시스템을 구성하기에 알맞는 M68HCxx의 시리즈가 있고, 이들로 작은 8, 16bit 시스템을 구성할 수 있다. 전통적인 Micro-Processor인 68k Core를 사용하는 MC68000과 이 Core를 주 CPU로 사용하고 통신 전용 컨트롤러를 추가하여 통신용 프로세서로 많이 사용하는 M683xx 시리즈가 있다. 이 중에는 CPU32 Core를 주 CPU로 사용하는 것들도 있고, 일명 DragonBall이라고 불리며 LCD 응용 시스템에 적합한 컨트롤러도 있다. 또 ColdFire Core를 축으로 하는 시리즈가 있어 개선된 성능의 RISK CPU를 선보이고 있으며, 편장은 CPU로써 사용할 만한 M680x0 시리즈도 있다.

근래에 각광을 받고 있는 Motorola의 새로운 Core, PowerPC(PowerQUICC)를 이용하는 CPU로는 MPCxxx 시리즈가 있다. 고성능을 자랑하고 있을 뿐만 아니라 통신 전문 회사인 Motorola의 이미지에 맞게 각종 통신 프로토콜을 소화할 수 있는 구조로 되어 있다.

전반적으로 Motorola의 각종 제품군에는 통신 기능이 강하게 부각되어 있다. 그래서인지 통신 장비나 단말기에도 많이 사용되고 있으며, 이들에게 필수적인 안정된 성능이 보장되고 있다.



게재된 기사는 본지의 웹사이트를 통해서도 보실 수 있습니다.
<http://www.chomdan.co.kr>

