

SN74LS393

Dual 4-Stage Binary Counter

The SN74LS393 contains a pair of high-speed 4-stage ripple counters.

Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

- Dual Versions
- Individual Asynchronous Clear for Each Counter
- Typical Max Count Frequency of 50 MHz
- Input Clamp Diodes Minimize High Speed Termination Effects

GUARANTEED OPERATING RANGES

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------|-------------------------------------|------|-----|------|------|
| V _{CC} | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| T _A | Operating Ambient Temperature Range | 0 | 25 | 70 | °C |
| I _{OH} | Output Current – High | | | –0.4 | mA |
| I _{OL} | Output Current – Low | | | 8.0 | mA |




ON Semiconductor


Formerly a Division of Motorola

<http://onsemi.com>

**LOW
POWER
SCHOTTKY**



**PLASTIC
N SUFFIX
CASE 646**




**SOIC
D SUFFIX
CASE 751A**

ORDERING INFORMATION

| Device | Package | Shipping |
|------------|------------|------------------|
| SN74LS393N | 14 Pin DIP | 2000 Units/Box |
| SN74LS393D | 14 Pin | 2500/Tape & Reel |

SN74LS393

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

PIN NAMES

| | |
|-------------------|---|
| \overline{CP} | Clock (Active LOW Going Edge) Input to +16 (LS393) |
| \overline{CP}_0 | Clock (Active LOW Going Edge) Input to +2 (LS390) |
| \overline{CP}_1 | Clock (Active LOW Going Edge) Input to +5 (LS390) |
| MR | Master Reset (Active HIGH) Input |
| $Q_0 - Q_3$ | Flip-Flop Outputs |

LOADING (Note a)

| | HIGH | LOW |
|-------------------|----------|-----------|
| \overline{CP} | 0.5 U.L. | 1.0 U.L. |
| \overline{CP}_0 | 0.5 U.L. | 1.0 U.L. |
| \overline{CP}_1 | 0.5 U.L. | 1.5 U.L. |
| MR | 0.5 U.L. | 0.25 U.L. |
| $Q_0 - Q_3$ | 10 U.L. | 5 U.L. |

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.


SN74LS393

FUNCTIONAL DESCRIPTION

Each half of the SN74LS393 operates in the Modulo 16 binary sequence, as indicated in the ÷16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do

not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

SN74LS393 LOGIC DIAGRAM (one half shown)



TRUTH TABLE

| COUNT | OUTPUTS | | | |
|-------|----------------|----------------|----------------|----------------|
| | Q ₃ | Q ₂ | Q ₁ | Q ₀ |
| 0 | L | L | L | L |
| 1 | L | L | L | H |
| 2 | L | L | H | L |
| 3 | L | L | H | H |
| 4 | L | H | L | L |
| 5 | L | H | L | H |
| 6 | L | H | H | L |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | L | H |
| 10 | H | L | H | L |
| 11 | H | L | H | H |
| 12 | H | H | L | L |
| 13 | H | H | L | H |
| 14 | H | H | H | L |
| 15 | H | H | H | H |

H = HIGH Voltage Level
L = LOW Voltage Level

SN74LS393

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter | Limits | | | Unit | Test Conditions |
|-----------------|--------------------------------|-------------------------------------|-------|------|------|--|
| | | Min | Typ | Max | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | Guaranteed Input HIGH Voltage for All Inputs |
| V _{IL} | Input LOW Voltage | | | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs |
| V _{IK} | Input Clamp Diode Voltage | | -0.65 | -1.5 | V | V _{CC} = MIN, I _{IN} = -18 mA |
| V _{OH} | Output HIGH Voltage | 2.7 | 3.5 | | V | V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table |
| V _{OL} | Output LOW Voltage | | 0.25 | 0.4 | V | I _{OL} = 4.0 mA |
| | | | 0.35 | 0.5 | V | I _{OL} = 8.0 mA |
| I _{IH} | Input HIGH Current | | | 20 | μA | V _{CC} = MAX, V _{IN} = 2.7 V |
| | | | | 0.1 | mA | V _{CC} = MAX, V _{IN} = 7.0 V |
| I _{IL} | Input LOW Current | MR | | -0.4 | mA | V _{CC} = MAX, V _{IN} = 0.4 V |
| | | \overline{CP} , \overline{CP}_0 | | -1.6 | mA | |
| | | \overline{CP}_1 | | -2.4 | mA | |
| I _{OS} | Short Circuit Current (Note 1) | -20 | | -100 | mA | V _{CC} = MAX |
| I _{CC} | Power Supply Current | | | 26 | mA | V _{CC} = MAX |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V)

| Symbol | Parameter | Limits | | | Unit | Test Conditions |
|--------------------------------------|--|--------|----------|----------|------|------------------------|
| | | Min | Typ | Max | | |
| f _{MAX} | Maximum Clock Frequency \overline{CP}_0 to Q ₀ | 25 | 35 | | MHz | C _L = 15 pF |
| f _{MAX} | Maximum Clock Frequency \overline{CP}_1 to Q ₁ | 20 | | | MHz | |
| t _{PLH} t _{PHL} | Propagation Delay, \overline{CP} to Q ₀ | | 12 13 | 20 20 | ns | |
| t _{PLH} t _{PHL} | \overline{CP} to Q ₃ | | 40 40 | 60 60 | ns | |
| t _{PHL} | MR to Any Output | | 24 | 39 | ns | |

AC SETUP REQUIREMENTS (T_A = 25°C, V_{CC} = 5.0 V)

| Symbol | Parameter | Limits | | | Unit | Test Conditions |
|------------------|-------------------|--------|-----|-----|------|-------------------------|
| | | Min | Typ | Max | | |
| t _W | Clock Pulse Width | 20 | | | ns | V _{CC} = 5.0 V |
| t _W | MR Pulse Width | 20 | | | ns | |
| t _{rec} | Recovery Time | 25 | | | ns | |

SN74LS393

AC WAVEFORMS




Figure 1.




Figure 2.

*The number of Clock Pulses required between t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Table.