

# 4 Embedded Systems RTOS Motorola

## (68K Core)

Digital System Design Lab.  
(promise@secsm.org) (partemis@secsm.org)

Motorola 68K  
PC RTOS  
RTOS 가 PC  
Processor Dependent

MC68302 RTOS

ISDN, Terminal Adaptor

OS

Motorola CPU

### 2. MC68302

1

가

CPU

#### 1. MC68302


MC68302 Motorola Integrated  
Multi-Protocol Processor(IMP) , M68000 core  
RISC 가  
가 MC68302

CPU Core M68K

RISC 가

2 CPU Core 가

RISC



1. MC68302 Block Diagram

SMC, SCC( )

가

visor Stack Pointer Status Register supervisor mode 가 .

Context Switch

(1) M68000 core

Data type bit, digit (4bit), byte (8bit), word (16bit), long word (32bit) 가

MC68302 Main CPU Core M68000 core 8/16 Bit Bus System user, supervisor programming mode가 .

address mode Register Direct, Register Indirect, Absolute, Immediate, Program Count Relative, Implied 6가 .

User mode mode , supervisor mode OS system programming user mode 가 mode

( ) SR

Core Register (16, 32bit Address Register, 8, 16, 32bit Data Register), 32 bit Program Counter(PC), 8 bit Condition Code Register(CCR), User Stack Pointer(USP), Supervisor Stack Pointer(SSP), Status Register가

SR Exception vector process context context . Exception vector table

User Stack Pointer PC, Condition Code Register user mode 가 , Super-

MC68302 M68000 core RMC signal , bus lock M68000 MC68302 sig-

valid memory address (VMA) enable (E)

MC68302

Exception vector table, entry \$0

dual-port system RAM parameter RAM, register 4K block base+0\$

MC68302

IAC

Channel Status Register (CSR), Interrupt Pending Register (IPR), Interrupt Service Register (ISR), Timer Event Register (TER), Serial Communication Controller Event Register (SCCE) 가

(2) System Integration Block

SIB 1 interrupt controller, IDMA, timer, parallel I/O, clock generator

M68302 7 Direct Memory Access (DMA) channel, 6 Serial DMA (SDMA) Serial Communications Controller(SCC) In-dependent DMA (IDMA)

IDMA 6 가

(CMR) RST Bit

MC68302

7

, normal dedicated

mode가, normal mode 6 user


interrupt mode, dedicated mode 3 user

mode가 ( interrupt) level 4

18

interrupt source가

EMAC Generation Allows Vectors Supplied Internally



2. Interrupt Signal handler

source vector number가

Interrupt controller interrupt event interrupt pending register (IPR), interrupt mask register (IMR), interrupt in-service register (ISR) interrupt ,가

core

가

가, IPR

bit가, IPR IMR

, IMR

bit

ISR

Interrupt priority resolver

ISR

가 가

M68000 core

mask

Core instruction

interrupt controller interrupt acknowledge cycle Core interrupt request

. Core vector exception vector table

interrupt handler


OS

MC68302가

A, B

Port  
port A<B> control register (PA<B>CNT), port A  
<B> Data direction register (PA<B>DDR), port A  
<B> data register (PA<B>DAT)

Port A 16, port B 12 PB8  
PB11



3. CP Architecture

1176Byte Dual-Port RAM 576Byte  
RAM 576Byte parameter RAM  
Parameter RAM SCC, SMC Buffer  
Descriptor

dynamic ram (DRAM) refresh control

OS

OS

OS

internal

register

Timer timer watchdog timer  
가 Watchdog timer 0 reference  
가 reference WDOG

Task가 가

watchdog timer reset  
WDOG 가 OS Clock Tick  
CPU timer 가

chip select signal  
memory device MC68302  
System control system control reg-  
ister (SCR) system status, control bit,  
bus arbiter control bit, hardware watchdog con-  
trol bit, low-power control bit, freeze select bit


(3) Communication Processor

CP Main Controller (MC), 6 SDMA,  
Command Register (CR), Serial Channel, 3  
Serial Communication Controller (SCC), Serial  
Communication Port (SCP), 2 Serial Manage-  
ment Controller (SMC) 가

Main controller core  
M68000 Core  
8 bit CR CP  
SDMA channel SCC ( , )  
RISC con-

troller M68000 core  
Dual-Port RAM  
3 SCC physical interface MC68302  
가 Non-Multiplexed Ser-  
ial Interface (NMSI)  
Pulse Code Modulation Highway(PCM),  
Interchip Digital Link (IDL), General Circuit In-  
terface (GCI)

echo( 3.  
 ) loopback(  
 ) mode ( )  
 SCC HDLC/SDLC, UART, BISYNC, DDCMP, )  
 V.110, Transparent mode  
 IDL, GCI, PCM, NMSI Core  
 가 physical layer interface  
 Configuration  
 SCP  
 receive, transmit, clock MC68302 M68K Core  
 SCP clock 68K  
 MC68302가  
 OS UART  
 UART character (1)  
 UART Control Character Com- Third Party  
 parison Register, Address Comparison  
 Register, 16 bit Error Counter가 7,  
 8 bit data, even/odd parity bit Evaluation Version  
 frame error, noise error, break, IDLE  
 UART  
 GCC Cross-Compile  
 Microtec Research, Inc.(Mentor  
 OS Graphics) MCC68K  
 Motorola Processor



4. UART Wave Form



(2)  
Microtac 68k

1) A.src 가

- ASM68K.EXE - M68K
- MCC68K.EXE - C,C++
- LNK68K.EXE - ,
- LIB68K.EXE -

ASM68K A.src

A.obj

```

----A.src----
include macros,inc
include MC68302.inc

....
END

```

가 (CFE 68K), (CFE

68K) 가

2) xx.C MCC68k xx.obj

```

----main.c----
#include" MC68302.h"
typedef unsignd short u_short;

void main()
{
.....
}

```

```

-- --
mcc68k
asm68k[ -l | -L[]-b[]-h[]-V[]-D sym[ =val ]
[ -l pathname[]-oobj_file[]-H sym_file[]-f op[ ,
opt []-p processor[]-Q opt }src_file>
lnk68k[ -V[]-M[]-m[]-h[]-r[]-c _file[]-C
Lnk_ []-u name[]-H link_sym_file []-p
processor[]-Q opt[input_file]. [>map_file ]

```

3) .obj Link and

locate

ROM

Locate

mc86302.cmd

A.src C B.c, C.가

가

Hardware Dependent ( )

.obj , .Lib

, C

가

```

----mc68302.cmd----
CHIP 68000

```

```
listmap PUBLICS
BASE $400
sec code=$800000
sec vars=$8500
format s
*order code, 0, 1, 2, literals, strings, const
ROM sections
*order vars, zerovars, heap
*RAM sections
load a.obj
load MAIN.obj
load xxx.obj
load d:\mcc68k\68k\mcc68kzb.lib
END
```

Pull-up, Pull-down  
 , ROM, RAM UART  
 SMC TXD, RXD RS-232  
 가  
 가  
 Serial Port LED가  
 가  
 OS 가

.hex 가  
 가 OS  
 Motorola MC68302 , Serial  
 가


2.  
 Start-Up , Boot  
 OS Hardware Dependent code  
 OS가  
 가  
 ASM , 가

1.  
 MC68302 Data 가 16  
 ROM, RAM 16Bit Data  
 8bit 2 가  
 2 ROM  
 Emulator JTAG  
 가  
 ROM Emulator 1  
 8Bit . MC68302 8, 16  
 bit


Source Code  
 MC68302.ASM  
 (1) (SP)  
 (.first:)  
 (2) (PC)  
 (3)  
 (4) (.hwl\_warm\_start:)  
 1) Base Address (BAR)  
 : Internal Memory Base



# Embedded System 에의 RTOS 포팅




5-1. System Schematic(Main)



5-2. System Schematic(Sub)



- 2) System Control Register(SCR)
    - : Watchdog Reference Register (WRR)
    - : Watchdog Disable
  - 4) Global Interrupt Mode Register(GIMR), Interrupt Pending Register(IPR), Interrupt Mask Register(IMR) : IRQ Service
  - 5) CS0-REGISTERS(BR0, OR0)
    - : ROM
  - 6) Interrupt Disable
    - (5) (.hwl\_cold\_start:, .copy\_code)
  - 1) ROM Internal DPRAM(Dual Port RAM)
    - (6) (go\_parram : )
  - 1) ROM CS0-REGISTERS(BR0, OR0)
  - 2) RAM CS0-REGISTERS(BR1, OR1)
  - 3)
    - (7) C Main() (jsr \_main)
    - (8) 가 가, (\_enable\_int:, \_disable\_int:, )
- Startup



6.

Main  
가  
가  
C

-- --

- Motorola Semiconductor homepage  
<http://www.mot-sps.com>  
 MC68302  
 , CD, DataSheet
- uC/OS-II homepage  
<http://www.ucos-ii.com>  
 uC/OS가 M68K
- Microtek Compiler  
<http://www.mentor.com/embedded/compilers/index.html>  
 Evaluation Version

OS  
OS Hardware Dependent  
Code MC68302 uCOS  
가

- 1. Hardware Dependant Code
  - 가
  - (1) OS\_CPU.H

68K가 uC/OS  
Disable, Enable ASM 68K

```

#if OS_CRITICAL_METHOD == 1
#define OS_ENTER_CRITICAL() asm("
ORI #S0700,SR;n")#define
OS_EXIT_CRITICAL()      asm(" AND
#S0F800,SR;n")
#endif

# 1 1
OS_CRITICAL_METHOD == 2
#define OS_ENTER_CRITICAL() asm("
MOVE SR,-(A7);n ORI #S0700,SR;n")
#define OS_EXIT_CRITICAL()  asm("
MOVE (A7)+,SR;n")
#endif
    
```

· Task OS\_TASK\_SW()

Vector(Trap #15)

ASM OSCtxSw

```

#define OS_TASK_SW() asm("
TRAP #15;n")
    
```

```

#define OS_STK_GROWTH 1
    
```

· Enable, Disable

```

#define CPU_INT_DIS() asm("
ORI #S0700,SR;n")
#define CPU_INT_EN()  asm(" AND
#S0F800,SR;n")
    
```

(2) OS\_CPU\_A.ASM

· \_OSStartHighRdy: OSSrart() Task

Task Pointer

Stack CPU

```

JSR _OSTaskSwHook
ADDQ,B #1,_OSRwming
MOVE.L (_OSTCBCHighRdy),A1
MOVE.L (A1),A7 MOVEM.L
(A7)+,A0-A6/D0-D7
RTE
    
```

· \_OSCtxSw : Task Task  
Task , TCB Task  
Context Switch

CPU

· \_OSIntCtxSw : Context switching Task

```

MOVEM.L A0-A6/D0-D7,-(A7)
MOVE.L (_OSTCBCur),
MOVE.L A7,(A1)
JSR _OSTaskSwHook
MOVE.L (_OSTCBCHighRdy),A1

MOVE.L A1,(_OSTCBCur)
MOVE.L (A1),
MOVE.B (_OSPrioHighRdy),(_OSPrioCur)
MOVEM.L (A7)+,A0-A6/D0-D7
RTE
    
```

· \_OSTickISR : Time Tick Time  
가

Nesting

Time Tick 가

Task

(3) OS\_CPU\_C.C

· void \*OSTaskStkInit()

```

ADDA    #18,A7
MOVE.L    (_OSTCBCur),A1  MOVE.L
A7,(A1)
JSR      _OSTaskSvHook
MOVE.L    (_OSTCBHighRdy),A1

MOVE.L    A1,(_OSTCBCur)

MOVE.B    (_OSPrioHighRdy),(_OSPrioCur)
MOVE.L    (A1), A7
MOVE.M.L (A7)+,A0-A6/D0-
RTE
    
```

CPU A0 A6, D0~D7,

```

ADDQ.B    #1, _OSIntNesting
MOVE.M.L A0-A6/D0-D7,-(A7)
JSR      _OSTimeTick
JSR      _OSIntExit
MOVE.M.L (A7)+,A0-A6/D0-D7
RTE
    
```

Hardware Dependent

CPU Architecture  
Interrupt, Timer, Register

OS Porting

OS CPU  
가

2. Configuration Code

· OS\_CG.F.H :

가

Task , 가 ,  
, IDLE, STAT Task ,

· INCLUDE.H : OS

· MC68302.H : MC68302

· VECTOR.C :

가

```

INT32U  *psik32;
INT16U  *psik16;
opt     =     opt;
psik32  = (INT32U *)((INT32U)ptos &
0x F F 7 F F F F C L ) ;
" - - p s i k 3 2 = ( I N T 3 2 U ) p d a t a :
"-psik32 = (INT32U)task
psik16  = (INT16U *)psik32
"-psik16 = (INT16U)(0x00S0 + 4 *
OS_TRAP_NBR);
psik32  = (INT32U *)psik16
" - - p s i k 3 2 = ( I N T 3 2 U ) t a s k ;
psik16  = (INT16U *)psik32
"-psik16 = (INT16U)OS_INITIAL_SR;
p s i k 3 2 = ( I N T 3 2 U * ) p s i k 1 6 ;
"-psik32 = (INT32U)0x00A600A6L;
"-psik32 = (INT32U)0x00A500A5L;
"-psik32 = (INT32U)0x00A400A4L;
"-psik32 = (INT32U)0x00A300A3L;
"-psik32 = (INT32U)0x00A200A2L;
"-psik32 = (INT32U)0x00A100A1L;
"-psik32 = (INT32U)0x00A000A0L;
"-psik32 = (INT32U)0x00D700D7L;
"-psik32 = (INT32U)0x00D600D6L;
"-psik32 = (INT32U)0x00D500D5L;
"-psik32 = (INT32U)0x00D400D4L;
"-psik32 = (INT32U)0x00D300D3L;
"-psik32 = (INT32U)0x00D200D2L;
"-psik32 = (INT32U)0x00D100D1L;
"-psik32 = (INT32U)0x00D000D0L;
return ((void *)psik32);
    
```



Task StartTask()  
 3 Task  
 OS Tick Timer  
 Serial Port  
 uCOS OS Task가  
 Main() Timer Apptickinit()  
 Critical Section Interrupt disable  
 Timer  
 Main() Init() 3 Task Task1,  
 OS Task2, Task3 (AppTask1, AppTask2,  
 LED Serial AppTask3)  
 UART Task1  
 UART serial\_init()  
 serial.c  
 68302 SCC  
 RS-232  
 PC PC.H  
 Low Level  
 OSInit() OS  
 OSTaskCreate() Task

```

-- make.bat --

asm68k.exe -I >startup.lst startup.src
asm68k.exe -I >oscpua.lst oscpua.src mcc68k.exe
-c osepuc.c >osepuc.lst
mcc68k.exe -c vectors.c >vectors.lst
mcc68k.exe -c test.c >test.lst
mcc68k.exe -c uc0s_ii.c >uc0s_ii.lst
lnk68k.exe -c test.cmd -o test.hex -m -f S
>test.map
    
```

```

-- Test.cmd --

CHIP 68000
listmap PUBLICS
BASE $400
sec code=$800000
sec vars=$7500
format s
*order code,literals,strings,const
* ROM sections
*order vars,zerosvars,heap
* RAM sections
load startup.obj
load oscpua.obj
load vectors.obj
load osepuc.obj load test.obj
load uc0s_ii.obj
*load cMAIN.obj
*load port.obj
load
mcc68kab.lib

END
    
```

