




CIRRUS EDB9301 ENGINEERING DEVELOPMENT BOARD


REVISION2

SHEET 1 OF 6


Audio
PG5_Audio.sch




CS9301
PG2_CS9301.sch




Power1
PG6_Power1.sch



Ethernet1
PG4_Ethernet1.sch



9301 memory schematic
PG3_9301_Memory.SCH



Notes: (unless otherwise stated)

1. All resistors are listed in ohms and are 5%, 1/10 W, Metal Film (0603 form factor)
2. All capacitors are listed in microfarads, and are 10%, 25V, Ceramic, X7R (0603 form factor)
3. All inductors are listed in microhenries, and are 5%, 100ma, non-wound (0805 form factor)
4. Signal Ports are global, and are all connected through sheet symbols
5. Signal Names are local, and apply only to the current sheet.

Sheet Index

1. TOP LEVEL SCHEMATIC
2. CS9301 CPU
3. CS9301 MEMORY SCHEMATIC
4. ETHERNET SCHEMATIC
5. AUDIO SCHEMATIC
6. POWER SCHEMATIC



ECN CHANGES FROM REV 1 TO REV 2

1. Change C53 to 47pf
2. Reverse power and ground on U8
3. Make sure all jumpers are correctly called out on the schematics the way they are to be connected on the board.
4. Remove signal SDOUT from JP12 and put signal SDIN in place.
5. Remove USB Maxim power switch and add fuse in place.
6. Correct alignment with GPIO headers.
7. Remove legend and put silkscreen at jumper location
8. Move headers for test0 and test1 over to allow for easier access. Also have test0 to outside edge of board
9. remove bottom silkscreen
10. Add correct silk for RS232 com ports for Uart1 and Uart2
11. change LED2 to red
12. place DNP 1x2 header for alternative power source.
13. On pin 14 of audio dac remove net resetn and place egpio1 net in place. Place a 1K pull down on the egpio1 line.



GLOBAL FIDUCIALS

TOP SIDE




Title		Videon Central Inc 2171 Sandy Drive Second Floor State College, PA 16803
Size: B	Revision: 2	
Sheet 1 of 6	Date: 22-Jan-2004	



CIRRUS 9301 SCHEMATIC

SHEET 2 OF 6

REVISION 2




Title		
Size	Number	Revision
C		
Date:	22-Jan-2004	Sheet of
File:	\\Videofiles\projects\Cirrus-EDB931\Hardware\9301\9301_Rev2.sch	



ETHERNET INTERFACE (MII Address) SCHEMATIC

SHEET 4 OF 6



REVISION 2



Transmit Buffer Slew

TXSLEW1	TXSLEW0	Rise
1-2	1-2	4.5ns
none	1-2	4.0ns
2-3	1-2	3.5ns
1-2	none	3.0ns
none	none	2.5ns
2-3	none	2.0ns
1-2	2-3	1.5ns
none	2-3	1.0ns
2-3	2-3	0.5ns

DEFAULT












POWER SCHEMATIC

SHEET 6 OF 6


REVISION 2



GND TESTPOINTS




+1.8V REGULATION



LAYOUT NOTES:
PLACE SUFFICIENT COPPER FOR HEAT TRANSFER
0.5" SQUARE

Manual Reset Circuit



Title
POWER SCHEMATIC

Size: B Revision: 2

Sheet 6 of 6

Videon Central Inc
2171 Sandy Drive
Second Floor
State College, PA 16803

Date: 22-Jan-2004






AUDIO SCHEMATIC


SHEET 5 OF 6

REVISION2



DOUBLE CHECK I/O LEVELS ON VD VL
MIGHT CONSIDER SEPERATE AGND

UNUSED OP AMP




Title	Videon Central Inc 2171 Sandy Drive Second Floor State College, PA 16803	
Size: B	Revision: 2	
Sheet 5 of 6		Date: 22-Jan-2004


9301 MEMORY & FLASH SCHEMATIC

SHEET 3 OF 6

REVISION2



EEPROM INTERFACE



Title		Videon Central Inc 2171 Sandy Drive Second Floor State College, PA 16803
Size: B	Revision: 2	
Sheet 3 of 6	Date: 22-Jan-2004	

