

---

**Solutions to Problems Marked with a \* in  
Logic and Computer Design Fundamentals, 4th Edition**

**Chapter 6**

© 2008 Pearson Education, Inc.

---

**6-1.\***

a)  $F = (\overline{A} + B) C D$

b)  $G = (A + \overline{B})(\overline{C} + D)$

---

**6-4\***

The longest path is from input C or  $\overline{D}$ .

$$0.073 \text{ ns} + 0.073 \text{ ns} + 0.048 \text{ ns} + 0.073 \text{ ns} = 0.267 \text{ ns}$$

---

**6-10.\***

a) The longest direct path delay is from input X through the two XOR gates to the output Y.

$$t_{\text{delay}} = t_{\text{pdXOR}} + t_{\text{pdXOR}} = 0.20 + 0.20 = 0.40 \text{ ns}$$

b) The longest path from an external input to a positive clock edge is from input X through the XOR gate and the inverter to the B Flip-flop.

$$t_{\text{delay}} = t_{\text{pdXOR}} + t_{\text{pdINV}} + t_{\text{sFF}} = 0.20 + 0.05 + 0.1 = 0.35 \text{ ns}$$

c) The longest path delay from the positive clock edge is from Flip-flop A through the two XOR gates to the output Y.

$$t_{\text{delay}} = t_{\text{pdFF}} + 2 t_{\text{pdXOR}} = 0.40 + 2(0.20) = 0.80 \text{ ns}$$

d) The longest path delay from positive clock edge to positive clock edge is from clock on Flip-flop A through the XOR gate and inverter to clock on Flip-flop B.

$$t_{\text{delay-clock edge to clock edge}} = t_{\text{pdFF}} + t_{\text{pdXOR}} + t_{\text{pdINV}} + t_{\text{sFF}} = 0.40 + 0.20 + 0.05 + 0.10 = 0.75 \text{ ns}$$

e) The maximum frequency is  $1/t_{\text{delay-clock edge to clock edge}}$ . For this circuit,  $t_{\text{delay-clock edge to clock edge}}$  is 0.75 ns, so the maximum frequency is  $1/0.75 \text{ ns} = 1.33 \text{ GHz}$ .

Comment: The clock frequency may need to be lower due to other delay paths that pass outside of the circuit into its environment. Calculation of this frequency cannot be performed in this case since data for paths through the environment is not provided.


**Problem Solutions – Chapter 6**

**6-13.\*** (Errata: Change "32 X 8" to "64 X 8" ROM)

IN	OUT	IN	OUT	IN	OUT	IN	OUT
00000	0000 0000	01000	0001 0110	10000	0011 0010	11000	0100 1000
00001	0000 0001	01001	0001 0111	10001	0011 0011	11001	0100 1001
00010	0000 0010	01010	0001 1000	10010	0011 0100	11010	0101 0000
00011	0000 0011	01011	0001 1001	10011	0011 0101	11011	0101 0001
00100	0000 0100	01100	0010 0000	10100	0011 0110	11100	0101 0010
00101	0000 0101	01101	0010 0001	10101	0011 0111	11101	0101 0011
00110	0000 0110	01110	0010 0010	10110	0011 1000	11110	0101 0100
00111	0000 0111	01111	0010 0011	10111	0011 1001	11111	0101 0101
01000	0000 1000	01100	0010 0100	11000	0100 0000	11100	0101 0110
01001	0000 1001	01101	0010 0101	11001	0100 0001	11101	0101 0111
01010	0001 0000	01110	0010 0110	11010	0100 0010	11110	0101 1000
01011	0001 0001	01111	0010 0111	11011	0100 0011	11111	0101 1001
01100	0001 0010	01100	0010 1000	11100	0100 0100	11110	0110 0000
01101	0001 0011	01101	0010 1001	11101	0100 0101	11111	0110 0001
01110	0001 0100	01110	0011 0000	11110	0100 0110	11111	0110 0010
01111	0001 0101	01111	0011 0001	11111	0100 0111	11111	0110 0011

**6-19.\***

Assume 3-input OR gates.



$$W = A + BC + BD \quad X = B\bar{C}\bar{D} + \bar{B}C + \bar{B}D \quad Y = CD + \bar{C}\bar{D} \quad Z = \bar{D}$$

Each of the equations above is implemented using one 3-input OR gate. Four gates are used.